Inverter

II. CIRCUIT AND CONTROL CONFIGURATION
A. Circu it Configurations
The inverter circuit is shown in Fig.1 and the parameters shown in Table 1 are used in the system . The inverter system consists of a dcldc converter, a de-link capacitor, a voltage source inverter, and an LC filter circuit. In this Figure, Vde is the de-link voltage, Lf and Cf are the inductor and capacitor of LC filter, and ZL represents the load connected to the inverter output.
switching ripple current, it may malfunction and worsen the power quality on the contrary.
To solve these problems , a new voltage control and PWM modulation scheme is proposed in this paper. The proposed controller consists of a sliding controller (SMC) and a PID voltage controller. The PID controller is active when the inverter operates in linear areas. When the dead-time nonlinear operations are detected, the SMC controller operates for the dead-time compensation. According to the SMC controller output, the unnecessary gate drive signals are removed and the counter side switch can be controlled up to 100% PWM duty ratio with a smooth transition between different dead-time effect modes. That will maximize the de-link voltage utilization and improve the harmonic distortion. Since the unnecessary gate drive signals are removed , the switching loss caused by the turn-off tail current can be reduced. 
DC/ DC
Filter inductor ImH
Filter capacitor 20uF
Carrier frequency 20kHz
Dead-time 3J.ls
Rated output power IkVA
Abstract -The switching dead-time necessary in PWM inverters results in output distortions, and deteriorates the utilization of dc-link voltage. To solve these problems, the authors have developed an accurate dead-time effect mathematical model, and proposed a compensation scheme for grid-connected inverters. In this paper, a new voltage control and PWM modulation scheme is presented for the dead-time compensation of CVCF inverters. It consists of a PID voltage controller and a sliding mode controller (SMC). The PID controller operates in the linear areas; the SMC controller detects the dead-time nonlinear operations and operates for the dead-time compensation . In this control scheme, the PWM modulation gate drive is divided into three operation modes according to the SMC controller output. The unnecessary gate drive signals are removed and the counter side switch can be controlled up to truly 100% PWM duty ratio with a smooth transition between different modulation modes. The influence of switching dead-time can be eliminated almost completely.
The proposed control scheme is verified by simulation results. The improvement of harmonic distortion, the minimization of delink voltage and the reduction of inductor ripple current are all confirmed by the simulation results. The comparison results between the conventional and the proposed control scheme are presented in this paper.
I. INTRODUCTION
DCIAC inverters are widely used in the telecommunication and data communication systems . Besides the power quality, low cost, small size and high efficiency are the major issues in the power inverters. To address these issues, the industry prefers a higher switching frequency and smaller passive components such as capacitor and inductor.
The dead-time necessary in PWM inverters results in output distortions , and deteriorates the utilization of de-link voltage . To acquire the desired power quality, a higher de-link voltage is required, that results in large switching losses [I] and large ripple current. Due to the large inductor ripple current and the high operation voltage of de-link capacitor, the inductor iron loss increases and a larger de-link capacitor is required . That will result in large size and high cost. The minimization of delink voltage will improve the conversion efficiency and contribute to a reduced size.
For high power quality solutions of power inverters, various control strategies have been investigated for dead-time compensation [2], [3] . Usually the compensation techniques are based on the current polarity . But in the case when a small inductor is used in the LC filter, because of the influence of measured directly, or calculated by the difference of inductor current and load current measurement result.
In this paper, to alleviate the influence of measurement noise, the proportional control of capacitor current is adopted instead of the derivative calculation of output voltage.
With appropriate control parameters and a relative small dead-time, low distortion voltage output can be obtained at the inverter output. However, with a high switching frequency and when a relative large dead-time is applied, the dead-time effects give large influence on the inverter operations. Figure 4 shows the output voltage simulation result at the condition of V dc=180V. Due to the dead-time effect, on the positive side and the negative side near the zero crossing point, significant voltage distortions can be observed. Figure 5 shows the simulation waveforms at the condition of V dc=150V and the modulation signal is limited to less than 100% duty ratio. Together with the zero crossing distortion, the required voltage output can't be obtained. Considering an ideal switch case, neglecting the non-ideal characteristics of the circuit components, the closed-loop transfer function of the inverter can be expressed as Eq. (2). 
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This dead-time effect mathematical model can also be applied for CVCF inverters, including the non unity power factor load and the nonlinear load condition.
For the inverter circuit shown in Fig. 1 , neglecting the tum on and tum off delay of the power switch. The dead-time error voltages of LlV p and LlV n can be expressed as Eq. (5).
V=2-Td
Calculated by the parameters shown in Table I , the deadtime error voltage is 12% of the de-link voltage; only 88% voltage transfer ratio can be obtained. To output the same voltage, the de-link voltage should be 13.6% higher than the ideal switch condition.
B. The proposed Control Scheme
For the objective of attaining good performance under parameter and load variations, sliding mode control approaches were investigated for the power converter control [5] [6] [7] . In this paper, together with a linear PID controller, according to the dead-time model shown in Fig. 7 , a sliding mode controller is proposed for the dead-time compensation of CVCF inverters. 
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52 III. THE PROPOSED CONTROL SCHEME
A. Dead-time effect
For grid-connected inverter, in reference [4] , by analyzing the PWM modulation signals and the influence of switching ripple current, an accurate dead-time error mathematical model is developed. The model is shown in Fig. 7 , in this model, the dead-time effects are divided into five modes according to the inductor current and the switching ripple current. In mode 1 and 5, a positive or a negative error voltage appears. In mode 2 and 4, instead of the inductance characteristics, resistive characteristics can be observed between the reference voltage (V ref ) and the inductor current. In mode 3, if the tum off delays of the positive switch and the negative switch are the same, ideal switch characteristics can be obtained. ------------------------- Figure 9 shows the PWM modulation gate control operation. The gate signals of QII and QI2 are shown in this figure. When the SMC controller outputs a positive value, the gate signal of negative switch QI2is removed and the positive switch QII is controlled by a PWM signal without inserting the dead-time. If the SMC controller outputs a negative value, the positive switch gate signal is removed. Otherwise, both of the switch gate signals are controlled on/off with a dead-time inserted between the commutations. Because the unnecessary charge and discharge of the IGBT internal gate is eliminated, the tail current loss can be reduced. The inverter circuit shown in Fig. 1 and the parameters shown in Table I are used for the simulation. The comparisons between the PID controller without the dead-time compensation and the proposed controller are presented in this section. Figure 10 shows the waveforms of the proposed control
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The derivative of inductor current can be approximated as Eq. (8).
where T, is the switching period. Because the dead-time error voltage is the major part of the model error. From Eqs. (6), (7) and (8) :r:
with a rated resistive load. Compared with the waveform shown in Fig. 4 , the harmonic distortion is greatly reduced. Figure II shows the waveforms of the proposed control with a 0.7 lagging power factor load, low distortion output is obtained in the none unity power factor load condition. Figure 12 shows the waveforms with a rectifier load. The crest factor is about 2.97, with a peak current of 18.6A. The effectiveness is confirmed in the nonlinear load condition. Figure 13 shows the waveforms with a decreased de-link voltage, compared with the voltage waveform shown in Fig. 5 , a low distortion and the desired voltage can be obtained. With the proposed control method, the de-link voltage can be decreased from 170V to 150V. 20V reduction of de-link voltage can be achieved. Figure 14 shows the voltage THD (total harmonic distortion) comparison with resistive load. In all of the load range, the total harmonic distortion decreases to about 1/3-1/2 of the conventional. Figure 15 shows the voltage THD (total harmonic distortion) comparison with rectifier load. The total harmonic distortion decreases to about 1/3-2/3 of the conventional. Figure 16 shows the transient response of the inverter with the load changing from no load to the rated resistive load. The inverter provides fast response to the load change transient. Figure 17 shows the inductor ripple current decrease. The decreases of de-link voltage from 170V to 150V will contribute to a 19% reduction of inductor switching ripple current. The iron losses can be reduced by a corresponding level. V. CONCLUSION This paper presented a new voltage control and PWM modulation gate control scheme for dead-time compensation of CVCF inverters. The proposed control scheme consists of a SMC controller and a PID voltage controller. The SMC controller detects the dead-time nonlinear operations and operates for the dead-time compensation; the PID controller operates in the linear areas. In this control scheme, the PWM modulation gate drive is divided into three operation modes according to the SMC controller output. The unnecessary gate drive signals are removed and the counter side switches are controlled up to truly 100% PWM duty ratio with a smooth transition between different modulation modes. With this control scheme, the influence of dead-time can be eliminated, and the harmonic distortion can be greatly reduced. The minimization of dc-Iink voltage will contribute to a reduced switching loss and a small inductor ripple current. Compared with the conventional PID control, the following improvements are confirmed by simulation results.
(1) The harmonic distortion is decreased to about 1/3-1/2 of the conventional, the effectiveness are also confirmed in the non unity power factor load and nonlinear load condition.
(2) In the studied system, the de-link voltage can be reduced by about 14%. The inductor ripple current is reduced by about 19%. With a lower de-link voltage, the de-link capacitor size can be reduced.
(3) With a low de-link voltage, and the new gate drive control strategy, the efficiency improvements can be expected.
The proposed control scheme will be experimented in a DSP controller based inverter system, and only some program codes are needed.
